

FIG. 10 op amp 150




FIG. 11 programmable driver 92




FIG. 12 microphone bias 96






FIG. 13 input interface 90



display interface system 250






FIG. 16





FIG. 17



if T1 is on, set gate and well voltage of T2 to V_{DD1};
if T1 is off and T3 is on, set gate and well voltage of T2 to V_{DD2};
if T1 is off and T2 is on, set gate and well voltage of T2 to 0v

FIG. 18

DC to DC converter 26






FIG. 15



ESD protection circuit 335








FIG. 24









FIG. 30






FIG. 32